The performance of the data cache in shared-memory multiprocessors has been shown to be di erent from that in uniprocessors. In particular, cache miss rates in multiprocessors do not show the sharp drop typical of uniprocessors when the size of the cache block increases. The resulting high cache miss rate is a cause of concern, since it can signi cantly limit the performance of multiprocessors. Some researchers have speculated that this e ect is due to false sharing, the coherence transactions that result when di erent processors update di erent words of the same cache block in an interleaved fashion. While the analysis of six applications in this paper con rms that false sharing has a signi cant impact on the miss rate, the measurements also show that poor spatial locality among accesses to shared data has an even larger impact. To mitigate false sharing and to enhance spatial locality, we optimize the layout of shared data in cache blocks in a programmer-transparent manner. We show that this approach can reduce the number of misses on shared data by about 10% on average.
Introduction
Scalable machines that support a shared-memory paradigm are a promising way of attaining the bene ts of large-scale multiprocessing without surrendering programmability 1, 2, 3, 4, 5, 6 ]. An interesting subclass of these machines is the class that provides hardware cache coherence, which makes programming easier, while reducing storage access latencies by caching shared data. While these machines can do well on problems with low levels of data sharing, it is unclear how well caches will perform when accesses to shared data occur frequently.
The cache performance of shared data is the subject of intense ongoing research. Agarwal and Gupta 7] study locality issues in traces of memory references from a four-processor machine and report a high degree of processor interleaving in the accesses to a given shared-memory location. This suggests that shared data can be the source of frequent misses. Indeed, Eggers and Katz 8] , in a simulation of 5 to 12 processors in a bus, show that shared data is responsible for the majority of cache misses and bus cycles. In addition, they show that the miss rate of the data cache in multiprocessors changes less predictably than in uniprocessors with increasing cache block size. While the miss rate in uniprocessors tends to go down with increasing cache block size, the miss rate in multiprocessors can go down or up with larger block sizes. A further understanding of the patterns of data sharing is provided by Weber and Gupta 9] , who show that write-shared variables are usually invalidated from caches before being replicated in more than a few di erent caches. Finally, in another example of unusual behavior, Lee et al. 10] nd that the optimal cache block size for data is one or two words long, in contrast to the larger sizes used in uniprocessors 11] . Clearly, given the performance impact of the cache behavior of shared data, a deeper understanding of it is necessary.
In this paper, we focus on one parameter that has a major e ect on the cache performance of shared data, namely the size of the cache blocks. A second issue that motivates the interest in this topic is that the measurements obtained so far on the impact of the block size on the miss rate of shared data show such wide variation 8] that they are di cult to generalize. In this paper, we explain the e ect of the cache block size on the miss rate as a combination of two well-behaved components: false sharing and spatial locality. False sharing, in its simplest form, occurs when two processors repeatedly write to two di erent words of the same cache block in an interleaved fashion. This causes the cache block to bounce back and forth between the two caches as if the contents of the block were truly being shared. False sharing usually increases with the block size and tends to drive miss rates up with increasing block size. The second component, spatial locality in the data 12], is the property that indicates that the probability of an access to a given memory word is high if neighboring words have been recently accessed. This well-known property produces the opposite e ect from false sharing | a reduction in the miss rate as the block size increases.
We assess the contribution of each component by using a model of sharing where individual misses 1 are classi ed as false sharing misses or as true sharing misses. The latter are due to the interprocessor communication intrinsic to the application. False sharing misses measure false sharing. The e ectiveness of increasing the cache block size in eliminating true sharing misses measures the degree of spatial locality present. Experimental measurements show that poor spatial locality in shared data has a larger e ect than false sharing in determining the overall miss rate.
To reduce the number of cache misses due to poor spatial locality and false sharing, we propose optimizations that require no programmer help and can therefore be implemented by the compiler. Further, we do not consider techniques that require changes to the assignment of computation to processors, as in loop interchange or loop tiling 13, 14] , since they are only feasible in highly regular codes. Instead, we propose simple, local techniques that optimize the layout of shared data at the cache block level. These techniques are e ective enough to eliminate, on average, about 10% of the misses on shared data in the applications.
This paper is organized as follows. Section 2 discusses the methodology and characteristics of the application set used throughout the study. Section 3 presents a model of data sharing. This model is used in Section 4 to analyze experimental data on cache miss rates and processor-memory tra c. Based on this analysis, we propose and evaluate optimizations to improve data caching in Section 5. Finally, in Section 6, detailed simulations of an existing architecture examine the performance impact of the issues raised in the previous sections.
Methodology and Application Set Characteristics
The results reported in this paper are based on simulations driven by traces of parallel applications. The applications are compiled with a conventional optimizing compiler. This section describes the characteristics of the applications used, presents the simulator models, and evaluates the e ect of conventional code optimizations on the frequency of data sharing.
Application Set and Trace Characteristics
The parallel applications studied represent a variety of engineering algorithms 15, 16, 17, 18, 19, 20] (Table 1) . Csim, Mp3d, and LocusRoute are research tools with between 1000 and 6000 lines of code. The other three applications, namely DWF, Max ow, and Mincut implement several commonly used parallel algorithms and are less than 1000 lines of code each. Each application uses the synchronization and sharing primitives provided by the Argonne National Laboratory macro package 21]. The synchronization primitives are locks, barriers, and distributed loop control variables. The applications are in C and written so that they can run on any number of processors. We use code compiled with standard code optimizations. We trace the applications using Tango 22], a tracing program that simulates a multiprocessor. The traces correspond to 16 and 32 processor runs of the applications. They contain only application virtual address references and range in size from 8 to over 32 million data references. Synchronization variables do not use spin-locking and, to minimize the possibility of hot spots, each synchronization variable is allocated to its own cache block.
Simulated Architectures
Two simulated architectures are used in this paper, the ideal and the detailed architecture. In the ideal architecture, caches are in nite; all memory references, reads or writes, hits or misses, take a single cycle; and every instruction executes in one cycle. We use the ideal architecture to remove dependencies on speci c architecture characteristics from our study of shared data.
The detailed architecture, used to determine the practical implications of the ideal study, resembles the Silicon Graphics POWER Station 4D/240 23] in memory system bandwidth and latency. Unlike the 4D/240 system, however, the detailed architecture has 16 processors, each of which has one 256 Kbyte direct-mapped data cache. In addition, synchronization accesses use the same bus as regular transactions. The memory access times without contention for 4-and 16-word blocks are 22 and 31 cycles respectively, during which the bus is locked for 6 and 15 cycles respectively. To simulate a steady state, the applications are executed twice; the rst run warms up the cache, and the measurements are taken in the second run. Because bus contention would be too high with 32 processors, the detailed architecture is used for 16 processor runs only.
Both architectures use the invalidation-based Illinois cache coherence protocol 24] . Because in the 4D/240 a request for ownership on a shared block has the same timing and tra c requirements as a cache miss, we do not distinguish between the two in this paper. 3 
E ect of an Optimizing Compiler on the Frequency of Sharing
While code optimizations are known to speed up uniprocessor applications 25], they have an important second e ect in multiprocessor code: they increase the frequency of shared data references. This results from the di erent ways in which optimizations a ect data. While some private references are eliminated by register allocation and other optimizations, shared data consistency prevents existing compilers from optimizing data declared shared, even if not used as such. Consequently, since some cycles are saved while the number of shared references remains the same, data sharing has a larger impact on the speed of the application.
To study the e ect of an optimizing compiler, we measure, before and after compiler optimization, the fraction of references to data declared shared. The target architecture is the MIPS R2000 processor 26], which has 32 integer registers and 16 double-precision oating point registers. The optimizations applied include global register allocation and other conventional global optimizations. All data in the shared space is declared volatile, and therefore are not register-allocated or optimized. Because optimizations a ect the di erent types of private data di erently, we consider local and global private data separately. Local data are the variables declared within procedures. Global data is mostly static data set up by the master process for the slave processes. Figure 1 shows the decomposition of the data reference streams for the optimized and unoptimized applications running with 16 and 32 processes. Due to limited disk space, the unoptimized versions of some traces were not run to completion (bars with a star). In those cases, the total number of references is calculated assuming the same relative ratios of private local, global, and shared references that existed when the trace was interrupted and the same number of shared references as the optimized trace. From the gure, we see that, for all applications, a large number of private references are eliminated, particularly among those directed to local variables. References to private global variables show a smaller change, almost solely due to the register allocation of the global pointer to the shared data space. We also see that the number of processes has little e ect on the results. Appendix A shows tables with the actual numbers obtained in the experiments. The large di erence in the ratio of shared to total references between optimized and unoptimized code suggests that performance studies of multiprocessor programs must be based on optimized code.
Analyzing Sharing
Data miss rates in large uniprocessor caches tend to vary predictably as cache blocks increase in size 11, 27, 28] . Initially, the miss rate drops quickly as the block size increases; for large blocks, around 32 words, the curve attens out; eventually, there is a slight reversal of the curve because of misses resulting from con icts. In contrast, how miss rates on shared data change with block size is much less predictable; experimental data shows a signi cant variation across programs (Figure 2) . In this section, we rst present a model of sharing that decomposes the widely varying miss rates on shared data in an invalidation-based cache coherence protocol into two well-behaved and intuitive components. Then, we describe an experiment to quantify each of these components. For simplicity, all the analysis in Section 3 assumes an in nite cache. Figure 3 shows the factors that determine the number of data misses in an in nite cache. For private data in single-word cache blocks, misses are solely caused by rst-time references to the data. This e ect we call cold start in Figure 3 . If the cache has multi-word blocks, the prefetching provided by the multiple words of the block reduces the number of misses, as one miss is enough to bring all the words of a block into the cache. There are several more factors involved with the misses on shared data. If single-word blocks are used, true sharing as well as cold start dictate the misses. True sharing is the sharing of the same memory word by di erent processors. True sharing is intrinsic to a particular memory reference stream of a program and is not dependent on the block size. The presence of multi-word blocks further adds false sharing to true sharing, cold start, and prefetching e ects. False sharing occurs when di erent processors access di erent words of the same block and the 6 coherence protocol forces the block to bounce among caches as if its words were truly being shared. A result of the collocation of di erent data in the same cache block, false sharing depends on the block size and the particular placement of data in memory. In the following paragraphs, we show how each individual cache miss can be traced back to these factors. True and false sharing are illustrated in Figure 4 -(a), where words a and b are in the same memory block and an asterisk marks a cache miss. In Examples I, II, and III, processor P owns the block at the beginning of the reference stream, since P previously wrote words a and b | as denoted by Pa and Pb under`Initial State'. In Example I, processor Q writes to word b and processor P writes to word a. In this classical case of false sharing, this pattern of access produces a miss for every access. Except for the rst Qb reference however, no true data sharing is involved. In Examples II and III, processors P and Q need, and therefore truly share, word a. Word b is used only by P in both cases. However, because of the prefetch provided by the cache block, this common sharing pattern produces misses on di erent words in the two examples. A more complex sharing pattern can interact with the cache block in a variety of ways, resulting in di erent numbers of misses. The model we present now analyzes how data sharing and prefetching interact to result in the observed number of misses.
A Model of Sharing
We assume a multiprocessor with in nite caches and an invalidation-based cache coherence protocol where a cached memory word may be owned by one cache or read shared among several. We de ne the state of the word as the pair (mode, processors), where mode may be owned or shared, and processors is the set of processors that cache the word. An uncached word is a degenerate case where processors is ;. A read miss loads the word in a shared mode. If the word is in a shared mode, a processor that caches it must issue a request for ownership before it can write the word. We count this request as a miss. A change in the state of the word is called a state transition. In the following, we focus on conditions after the cold start for the word, when no processor will access the word for the processor's rst time.
To quantify the degree of intrinsic sharing of a memory word, we de ne the concept of true sharing transition. Consider the stream S of references to a given memory word only and ignore any e ects caused by references (not in S) to the other words in the same cache block, as if the block were single-worded. We call true sharing transition any state transition that occurs between two references that are contiguous in S, after cold start. Further, we say that the second reference causes a true sharing transition.
Example II in Figure 4 -(a) shows two true sharing transitions for word a. One occurs between the initial state and reference Qa; the second between Qa and the last reference.
True sharing transitions and cache misses are strongly related: in caches with single-word blocks, every true sharing transition causes a cache miss, and every miss after cold start is due to a true sharing transition. In caches with multi-word blocks, however, a true sharing transition does not necessarily lead to a miss. This is shown in the second true sharing transition for word a in the same example. Between the two references involved in the transition, namely Qa and Pa, a third reference Pb to another word of the same block prefetches the original word to the desired state, owned by processor P. As a result, the second reference Pa hits. On the other hand, the rst true sharing transition for word a in the same example, which occurs between the initial state and Qa, produces a miss. We can now de ne the concept of true sharing miss.
De nition 2: True Sharing Miss
A miss that occurs in a true sharing transition.
The previous discussion shows that prefetching can eliminate a miss in the second reference of a true sharing transition. Prefetching can also generate a miss in a reference that does not cause a true sharing transition. To formalize this situation, we rst de ne the concept of false sharing transition.
De nition 3: False Sharing Transition
Consider two consecutive references to the same word where the second reference does not cause a true sharing transition. If, between the two references, there is at least one intervening reference to a di erent word of the same block that induces a transition on the second reference, we say that the second reference causes a false sharing transition.
As an example, the second Pb reference in Example II causes the only false sharing transition for word b in the stream: between the two Pb references, the intervening Qa reference changes the state of word b to be owned by Q, thereby inducing a transition on the second Pb reference.
Like a true sharing transition, a false sharing transition may or may not incur a miss. An example where a miss occurs is the false sharing transition for word b in Example II: between the two Pb references, reference Qa leaves the block in state owned by Q, causing the second Pb reference to miss. An example where the miss is avoided is shown in Example III, which is equal to Example II with the last two references ipped. In Example III, the second Pb reference causes a false sharing transition because reference Qa between the two Pb references induces a transition on the second Pb. Between Qa and Pb, however, reference Pa brings the block back to P's ownership, thus successfully eliminating a cache miss in the Pb reference. We can now de ne the concept of false sharing miss.
De nition 4: False Sharing Miss
A miss that occurs in a false sharing transition.
Finally, based on the above de nitions, the total number of cache misses, not counting the cold start e ect, is the total number of true and false sharing transitions minus the number of successful prefetches. This equality is illustrated in Figure 4 -(b), which expands the streams in Figure 4-(a) . We analyze Example II carefully here; the reader is encouraged to go over the other examples. We consider the rst reference after the initial state Qa and ask whether it causes a false sharing transition (FST), a true sharing transition (TST), or no transition at all. To answer this question, we look at the previous reference to the same word, namely Pa. We note that the two references are involved in a TST. We then check whether the accesses between the two references leave word a in the state that Qa requires, namely owned by Q. If that were the case, a successful prefetch would be recorded. Otherwise, the actual situation in the example, a true sharing miss (TSM) occurs. We now consider the next reference Pb. As before, we look for the previous reference to the same word, namely the Pb under Initial State. This pair of references are not involved in a TST. To check whether a FST occurs, we search the intervening references for at least one that induces a transition on the second Pb. Since Qa induces such a transition, Pb causes a FST. To determine whether a false sharing miss (FSM) or a successful prefetch occurs, we check whether the stream between Qa and Pb leaves b in the state required by Pb. Since this is not the case, a FSM occurs. The nal reference causes a TST but a successful prefetch eliminates the miss: reference Pb sets the block to the desired state, namely owned by P. To summarize, the net result of three transitions and one successful prefetch is two misses, as postulated by our equality that relates misses, transitions, and successful prefetches.
E ect of Data Prefetching through Increased Block Size
The previous analysis showed that the prefetching provided by multi-word blocks can eliminate or create misses. Unlike in uniprocessors, where prefetching always has a positive e ect in in nite caches, prefetching in multiprocessors can have both a positive and a negative e ect. Prefetching exploits spatial locality in data as in uniprocessors. It also, however, creates false sharing transitions, which may change what used to be cache hits without prefetching into false sharing misses.
We expect the positive e ect, namely exploitation of spatial locality, to be lower in multiprocessors than in uniprocessors for three reasons. First, a processor may never reference the prefetched data: since computation is partitioned in a multiprocessor, this is more likely than in a uniprocessor. Second, even if the processor will eventually access the prefetched data, another processor may access it rst and remove the data from the rst processor's cache. Third, prefetched data may be removed by another processor accessing a di erent word in the same block. Because of the last reason, the bene ts of spatial locality do not necessarily increase monotonically with the cache block size. Larger blocks may introduce transitions that reduce the spatial locality bene ts present in a smaller block size.
False sharing transitions, the second e ect of prefetching, increase monotonically with block size. As false sharing transitions increase, false sharing misses are likely to increase. However, since not every false sharing transition will cause a false sharing miss, the number of false sharing misses may not increase monotonically with increasing block size either.
Unfortunately, both the positive and negative e ects of prefetching are determined by the particular placement of data in memory and cannot, in general, be changed independently. Figure 5 illustrates the interdependence of the two e ects. In the gure, words a and b share the same block. In the beginning of the program, a potential instance of false sharing occurs because processor Q may write b while processor P writes a. During the rest of the program, the two processors access words a and b in sequence within a critical section. If we eliminated the false sharing by, for example, placing a in a di erent block, the bene ts of prefetching within the loop would also disappear. We could be saving one false sharing miss at the cost of doubling the number of misses within the loop. This example suggests that it may not be desirable to eliminate false sharing misses at any cost. 
Measurements
Although the positive and the negative e ects of prefetching on the miss rate are closely related, we have been able to devise an experiment that allows us to measure each of the two e ects. The experiment is based on our model of sharing. In the experiment, we use the ideal architecture, which assumes in nite caches and no cache miss penalties. We compare two simulations driven by the same interleaving of references and running in lockstep. One simulation uses caches with single-word blocks, while the other uses caches with multi-word blocks. In the simulations, we include the cold start period of the programs. Hence, in addition to false and true sharing misses, we capture misses on memory words referenced by a processor for the processor's rst time. These misses we call cold misses. The relationships among cold, true sharing, and false sharing misses in the single-word and the multi-word simulations are as follows.
If a cold miss is incurred for a reference in the multi-word block simulation, the same reference causes a cold miss in the single-word block simulation.
True sharing transitions are intrinsic to a reference stream of a program and thus identical for both simulations. Since all true sharing transitions result in misses (true sharing misses) in the single-word case, if a true sharing transition in the multi-word block simulation causes a miss, it also causes a miss in the single-word block simulation.
Therefore, the remaining misses, those that occur in the multi-word block simulation but not in the single-word case, must be all false sharing misses.
In summary, comparing the two simulations, a miss in the multi-word simulation is a false sharing miss if there is no equivalent miss in the single-word case; otherwise it is a cold or true sharing miss. Figure 6 (not drawn to scale) depicts the relationships described. The number of cold references and true sharing transitions are the same in both simulations. Prefetching multiple words in a cache block has two e ects: rst, some of the cold references and true sharing transitions now result in hits; second, false sharing transitions appear, some of which result in hits and some in misses.
Analyzing the Cache Miss Rate and Tra c Behavior of Shared Data
In this section, we use the experiment just described to analyze the cache miss rates and tra c generated by shared data in real applications. To eliminate dependencies on speci c architecture characteristics, we use the ideal architecture throughout the section. We start with an analysis of the miss rates; then we consider the tra c behavior.
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False Sharing Transitions Figure 6 : Relation between the simulation of the ideal architecture using single and multi-word cache blocks. The gure is not drawn to scale. In the gure, the number of cold references and true sharing transitions are the same in both simulations. Figure 2 shows the miss rates on shared data as a function of the block size for the applications studied. We observe a wide variation among applications, both in absolute values and in the way the block size a ects them. For example, whereas miss rates for Csim, DWF, and LocusRoute start from relatively low values and decrease with increasing block size, Max ow's miss rate starts with a higher value, decreases at rst, and then increases. Mp3d's miss rate is high and not very sensitive to changes in the block size. Finally, Mincut shows an upward trend.
Analysis of the Cache Miss Rates on Shared Data
To understand the variation observed with changes in the block size, we plot the miss curves in relative values ( Figure 7 ) and then decompose them into the miss components as described by our model. Figure 8 shows the misses for 16 processors decomposed into two groups: cold and true sharing misses, and false sharing misses. In addition, to show the degree of true sharing in each program, we mark with an arrow the number of true sharing misses on single-word blocks | which is also the number of true sharing transitions. The rest of the misses on single-word blocks are cold misses. In the following sections, we rst analyze each component of the misses separately, relating the shape of the curves to the data structures in the source code that cause them. Then, we summarize the general observations.
Analyzing False Sharing Misses
Recall that, while false sharing transitions always increase monotonically with the block size, this is not necessarily so for false sharing misses. From Figure 8 , however, we observe that false sharing misses always increase with block size and that, except in two cases, this increase is slow. This slow increase is produced by several program characteristics. Distributing the computation such that each iteration of a loop is executed on a di erent processor produces false sharing misses when data from di erent iterations falls in the same cache block. Graph problems with irregular node interconnection where cache blocks frequently contain pieces of nodes belonging to di erent processors also exhibit false sharing misses (Max ow and Mincut).
The two cases where false sharing misses increase quickly are when the blocks are small in Mincut and when the blocks are large in Max ow. The sharp rise in these two cases is due to the presence of blocks containing multiple frequently-accessed scalar variables, where at least one of the scalars is written frequently. This e ect can also happen with small arrays where each array entry is repeatedly updated by one processor.
As opposed to the previous applications, programs with little reuse of data by the same process (Mp3d), or where each processor is assigned a geographic domain where processor interaction is infrequent (LocusRoute, DWF, and Csim) are unlikely to exhibit a large amount of false sharing misses.
Analyzing Cold and True Sharing Misses
The slow decrease in cold and true sharing misses with increasing block size seen in Figure 8 shows that shared data has low spatial locality. A second observation is that, except for Max ow, which shows a slight trend reversal for large blocks, the decrease in misses is monotonic.
Poor locality particularly a ects programs with unstructured accesses, as is the case in ne-grained global task queues where processors continually process new tasks (Mp3d) or algorithms like simulated annealing that involve calls to random number generators to decide what memory area to access (Mincut). On the other side, programs with large data structures that are accessed sequentially and at di erent times by di erent processors (LocusRoute and Max ow) show larger decreases in cold and true sharing misses.
Increasing the Number of Processors
The curves with the misses for 32 processors shown in Figure 7 are decomposed in Figure 9 . The misses are shown as a fraction of the 16-processor, single-word block misses for the same application. From the gure, we see that the two components, false sharing and cold/true sharing misses, maintain the same trends for the larger number of processors. 
Overall Observations
Despite the widely varying shape of the overall curve, the two component curves behave consistently across all applications. First, cold and true sharing misses tend to decrease with increasing block size but, unlike in uniprocessors, the rate of decrease in misses is much less than the rate of increase in block size. Second, false sharing misses increase with block size and eventually neutralize or even overcome the small decreases in the cold and true sharing misses. The net e ect is that the total number of misses either decreases slowly or does not decrease at all. As we will see, the result is a dramatic increase in processor-memory tra c with any increase in block size. The plots show that cold and true sharing misses usually outnumber false sharing misses. Further, for the two applications with a signi cant number of false sharing misses, we show in Section 5 that simple data placement optimizations can eliminate an important fraction of these false sharing misses.
The two component curves in each plot may not be independent of each other. Figure 5 showed that a reduction in the number of false sharing misses may cause an increase in the number of cold and true sharing misses. The opposite case, namely a reduction in the number of false sharing misses causing a decrease in the amount of cold and true sharing misses, is also possible. Such scenario occurs if false sharing misses induce more misses by interfering with the successful prefetches for true sharing or cold accesses. In the worst case, a false sharing miss on a word by one processor could eliminate a successful prefetch in all the other processors that cache the word, thereby forcing cold or true sharing misses. Fortunately, the experiments performed while studying the optimizations of Section 5 show that such interaction is rare. The curves of false sharing misses, therefore, are a good approximation of the worst e ects of false sharing.
The magnitude of the two component curves and the previous discussion suggest that the poor spatial locality of multiprocessor data | responsible for the slow decrease in cold and true sharing misses | contributes to the cache miss rates even more than false sharing does. For this reason, we believe that, to improve the performance of caches, trying to enhance the spatial locality of multiprocessor data is an approach at least as, or even more promising, than trying to remove false sharing.
Analysis of the Tra c Generated by Shared Data
Not only do misses increase the latency of memory accesses, they also generate tra c between processors and memory. As the block size increases, a miss produces a higher volume of tra c. If we estimate the tra c caused by shared data as SharedMisses*BlockSize, we produce the plots in Figure 10 . The gure includes a curve for uniprocessor data with a nite cache (32 Kbytes) from 11] for comparison purposes. From the gure, we see that the block size that minimizes the tra c of shared data in this class of applications is one word, both for 16 and 32 processors. To determine the highest performance block size for a data cache, however, we need to take into account the start up overhead associated with a cache miss for the particular machine and know what fraction of the data misses are on shared data. Section 6 shows that this fraction is over 95% for a large cache. Figure 10 : Processor-memory tra c caused by shared data. The plot shows the ratio between the tra c at a given block size and the tra c for singleword blocks and 16 processors. We include a curve for uniprocessor data with a nite cache (32 Kbytes) for comparison purposes.
The tra c increase with larger blocks occurs because many of the words transferred are not used. Between two consecutive misses on a given block, a processor usually references a very small number of distinct words in that block, as shown in Table 2 . Recall that misses include requests for ownership on a block. The low values in Table 2 show that, on average, the prefetching e ect of cache blocks is not very e ective. These numbers correlate with the trends in the miss rates shown in Figure 2 . Mp3d has the lowest numbers in Table 2 because it has a high miss rate, which does not decrease with larger block sizes. LocusRoute shows the highest numbers because it has a low miss rate that decreases signi cantly with increases in block size. We also see that increasing the number of processors always decreases the number of words used in a block. The poor use of the cache blocks revealed by this data motivates the next section, where we try to optimize the use of the blocks based on our model of sharing. 
Optimizing the Placement of Shared Data in Cache Blocks
This section addresses the problem of reducing the cache misses on shared data by enhancing the spatial locality of shared data and mitigating false sharing. We optimize the placement of data structures in cache blocks using local changes that are programmer-transparent and have general applicability. Our approach is partly motivated by the fact that cache misses on shared data are often concentrated in small sections of the shared data address space. Therefore, local actions involving relatively few bytes may yield most of the desired e ects. An example of this skewed miss distribution is shown in Figure 11 , which plots the average number of misses per byte in each shared data structure of Csim. To guide the study of possible optimizations, we use address traces to generate the following pro ling information for each shared-memory word: (1) degree of true sharing, measured as the number of misses beyond the cold start in the single-word block simulation, (2) false sharing misses, (3) cold and true sharing misses eliminated by prefetching, and (4) number of writes. The latter is needed since, in addition to words that have a high degree of true sharing, non-shared words that are frequently written can also be the cause of false sharing in a block. For example, false sharing may occur in a block with one word that is heavily read by only one processor and one word that is heavily written by only one other processor. We call a word active if its degree of true sharing or number of writes exceeds 0.1% of the program misses.
In the following, we rst present the optimizations, then evaluate them using the ideal architecture. In the evaluation, we consider both the aggregate e ect of all optimizations and the individual e ect of each. Since it is rare to have this tracing information in practice, the nal subsection examines the case where we have no dynamic information on the application at all.
Placement Optimizations
We propose ve optimizations of the data layout. Because synchronization variables are a well-known source of contention in some programs, we use as a baseline a data layout where each of them is allocated to an empty cache block. SplitScalar: Place scalar variables that cause false sharing in di erent blocks. Given a cache block with scalar variables where the increase in misses due to prefetching exceeds 0.5% of the program misses, we remove the active variables and allocate each of them to an empty cache block.
HeapAllocate: Allocate shared space from di erent heap regions according to which processor requests the space. It is common for a slave process to access the shared space that it requests itself. If no action is taken, the space allocated by di erent processes may share the same cache block and lead to false sharing. The policy we propose is more space-e cient than allocating only block-aligned space, particularly when very small chunks of space are repeatedly requested.
ExpandRecord: Expand records in an array (padding with dummy words) to reduce the sharing of a cache block by di erent records. While successful prefetching may occur within a record or across records, false sharing usually occurs across records, when more than one of them share the same cache block. If the multi-word simulation indicates that there is much false sharing and little gain in prefetching, then consider expansion. If the reverse is true, do not apply the optimization. When both false sharing misses and prefetching savings are of the same order of magnitude, we assume that the prefetching succeeds within a record and we apply the optimization.
AlignRecord: Choose a layout for arrays of records that minimizes the number of blocks the average record spans. This optimization maximizes prefetching of the rest of the record when one word of a record is accessed, and may also reduce false sharing. This optimization is possible when the number of words in the record and in the cache block have a greatest common divisor (GCD) larger than 1. The array is laid out at a distance from a block boundary equal to 0 or a multiple of the GCD, whichever wastes less space.
LockScalar: Place active scalars that are protected by a lock in the same block as the lock variable. As a result, the scalar is prefetched when the lock is accessed.
All optimizations except LockScalar try to minimize false sharing. LockScalar and AlignRecord try to increase the spatial locality of the data. In our optimizations, we must avoid other e ects that could o set the intended ones. First, false sharing and e ective exploitation of spatial locality are not independent; changing one usually a ects the other. In particular, strategies that increase the size of the data like SplitScalar and ExpandRecord may also reduce the e ectiveness of prefetching in eliminating cold and true sharing misses. Second, large data expansions may increase the working set of a program and increase capacity misses in a nite cache. To guard against these e ects, we restrict the optimizations to those that cause little data size increase.
Evaluation of the Optimizations: Aggregate E ect
To evaluate the e ectiveness of these optimizations, we use as a metric the fraction of shared data misses that they eliminate. Table 3 shows this fraction together with the resulting increase in the size of the data structures for 16 and 32 processors with 4-and 16-word blocks. The table shows a large variation in the fraction of misses eliminated in the di erent applications: the results for individual programs range from 0% to over 40%, with an average close to 10%.
On average, our techniques tend to eliminate a higher percentage of misses for the larger block sizes. This e ect is, however, the result of two opposing trends. On one hand, a larger cache block size increases the possibility of false sharing among scalars and small data structures, thus possibly increasing the e ectiveness of the optimizations. On the other hand, a larger block also increases the cost of expanding records, making some data expansion optimizations infeasible. Further, a larger block may already bene t more from prefetching, rendering optimizations to increase spatial locality less e ective.
The e ect of the number of processors is also clear. When the number of processors increases, there are more cache misses. The data placement optimizations, however, also eliminate more misses. 
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The result, for nearly all the applications studied, is that the relative miss reductions are higher for 32 processors than for 16 processors. Finally, we see that the space requirements of the optimizations are small, usually in the 2 Kbyte neighborhood. This causes an insigni cant relative increase in shared data space unless the size of the shared data space is very small originally. While it is possible to reduce the miss rate further by larger data expansions, their possibly detrimental e ect on cache performance makes them undesirable. Figure 12 shows how the optimizations a ect the two types of misses: cold and true sharing, and false sharing misses. For each application, the gure considers the four processor and block size settings used in the previous table. For each setting, we show three bars. The leftmost bar shows the miss rate of shared data in the original program, where the compiler did not necessarily allocate each synchronization variable to a di erent cache block. The central bar shows the miss rate after each synchronization variable is allocated to a di erent cache block. This is the miss rate taken as a baseline. From the di erence between the two bars, we can see the importance of the synchronization variable layout, especially considering that spin-locking is not used in the synchronization variables. Finally, the rightmost bar shows the miss rate after further applying the ve placement optimizations.
We observe that the optimizations are more successful in eliminating false sharing misses than in eliminating cold and true sharing misses. For all applications, the maximum reduction in cold and true sharing misses is approximately 10%. In contrast, almost all false sharing is removed in LocusRoute and in Mincut for 4-word cache blocks, and 20 to 40% in Csim and Max ow. The reduction of false sharing in Mincut is accompanied by an increase in cold and true sharing misses. This observation illustrates that, in general, the positive and negative e ects of prefetching discussed in Section 3.2 cannot be totally separated. Table 4 shows the contribution of each optimization to the reduction in shared data misses shown in Table 3 . From Table 4 , we see that SplitScalar is e ective for all applications amenable to these optimizations. Most of the misses it eliminates can be attributed to two or three actively written scalars. As the block size increases, this optimization becomes more important. We also see that ExpandRecord is useful for the same set of applications. This optimization is applied either to small, active arrays used mainly for process communication or to the main data structures in the smaller programs. Finally, the other optimizations are relevant to only one or two of the applications.
Evaluation of the Optimizations: Individual E ect
A large fraction of the cache misses still remains after optimization. While some of the false sharing misses can be removed if the data caches are large enough to support more instances of the expansion optimization, the remaining misses are primarily cold and true sharing misses. This suggests that further optimizations should concentrate on increasing the spatial locality of the data. Figure 12 : Miss rates on shared data. For each set of three bars, the leftmost one shows the miss rate of the original program; the central one the miss rate after allocating synchronization variables to di erent cache blocks; and the rightmost one the miss rate after further applying the ve placement optimizations. 
E ectiveness of the Optimizations without Program Pro ling
The optimizations evaluated above were developed by using detailed information obtained by tracing the program. While some kind of pro ling may be available in practice, it will probably not be as complete as the one used so far. In this section, we investigate the possibility of general and e ective optimizations that do not rely on any pro ling information. We consider how to apply each of the previous optimizations in the absence of this information:
SplitScalar: If no information is provided, we place each shared scalar variable in a di erent cache block. This approach has almost the same e ect as moving only active scalar variables since, in relatively large caches, the advantage of prefetching scalars is minor. Although most programs have a small number of shared scalars (the number in those studied ranged from 5 to 50), programs with many scalars and large cache blocks may waste much space. However, we expect little negative e ect, since only a fraction of the scalars is accessed frequently.
ExpandRecord: To expand all short arrays by placing, for example, one entry per cache block is impractical, since it wastes space and can have a positive or a negative net e ect on cache misses. We leave it up to the programmer to pad the data structure if so desired.
HeapAllocate and AlignRecord: The optimizations of allocating shared data from a process' own heap space and aligning arrays can be applied at all times, since the cost is low.
LockScalar: If the machine allows lock variables and general data to reside in the same cache block, this optimization is feasible at a very low cost.
From the previous discussion, we conclude that the compiler and run time system can incorporate HeapAllocate, AlignRecord, LockScalar, and the modi ed SplitScalar without any pro le information. The cumulative e ect of these optimizations is shown in Table 5 , together with a comparison to the fully optimized case. These numbers indicate that a signi cant part of the e ect of the more costly optimizations can be obtained without any pro le information. Moreover, the increase in data space, both absolute and relative, remains small.
Performance of a Real Architecture
After having studied data sharing in an ideal setting, we now use the detailed architecture to illustrate the performance impact of data sharing in practice. This section examines three issues. We rst study the e ect of the conventional code optimizations described in Section 2.3. Using optimized code, we then measure the overall cache performance of the applications. Finally, also using optimized code, we assess the e ectiveness of the placement optimizations for shared data. 
Impact of the Conventional Code Optimizations
To study the e ect of the conventional code optimizations on overall performance, we compare the execution times of two applications, LocusRoute and Max ow, using optimized and unoptimized code. LocusRoute is about twice as fast after optimization for both 4-and 16-word blocks. However, Max ow yields an improvement of only about 5% for both 4-and 16-word blocks. This small improvement in Max ow is due to increased bus contention, which o sets the advantages gained by the elimination of unnecessary private data fetches from the program. Thus, while there is a slight improvement in the speed of Max ow, the utilization of the processors actually decreases by 25%. In conclusion, while some programs run substantially faster with compiler optimizations, those where shared data tra c saturates the interconnection cannot. In either case, since uniprocessor programs run faster while the amount of sharing remains unchanged, optimized code will give lower speedup gures. Since we are ultimately interested in overall performance, measurements on multiprocessor programs must be performed on optimized code.
Overall Cache Performance
In previous sections we studied the cache miss rates resulting from data sharing in isolation. In this section we examine the data cache performance of the detailed architecture, which has a nite cache and issues private data references too. As indicated in Section 2.2, the measurements are taken during the steady state execution of the programs. In this environment, the contribution of private and shared data to the misses of the nite caches is shown in Table 6 . Because the caches are reasonably large and the programs are measured in their steady state, the miss rate on private data (columns 2 and 3) is minuscule compared to that on shared data (columns 4 and 5). In fact, most of the misses correspond to shared data (columns 6 and 7). Consequently, as shown in the last two columns of Table 6 , the total miss rate is basically the shared data miss rate weighted by the frequency of shared data accesses. 
Impact of the Placement Optimizations
We have proposed two sets of data placement optimizations: one when full tracing information is available; the other when no pro ling data is available. In practice, some information will probably be available. We therefore choose to evaluate the case that assumes full information and consider the results optimistic. Table 7 shows the reduction in data miss rate achieved by the placement optimizations for 16 processors. The data in the table includes misses on both shared and private data. From the table, we see that the optimizations reduce the overall data miss rate of the applications by up to an absolute 1.5% (or a relative 40%). These miss rate reductions speed up the applications by about 10% on average. These speedups are partially the result of the bus contention generated by sixteen processors. However, while replacing the bus with another interconnection network may reduce contention, it may also increase overall memory access latencies. There are two main contributions in this paper. First, we show how poor spatial locality in the data and false sharing explain the variation in the miss rate of shared data as the cache block changes in size. Second, we show that data layout optimizations that are programmer-transparent and not restricted to regular codes can be used to reduce the miss rate. Based on the analysis of six applications, we nd that, although false sharing sometimes plays a signi cant role, poor spatial locality has a larger e ect in determining the high miss rates for moderatesized cache blocks. In addition, data layout optimizations are more e ective in eliminating false sharing than in improving spatial locality. Overall, these optimizations eliminate about 10% of the misses on shared data.
Our observations on where and how false sharing occurs lead us to hypothesize that false sharing is not the major source of the cache misses in compiler-parallelized code either. For such code, the compiler can easily avoid the obvious false sharing pitfalls. For example, in a DOALL loop, it is well known that interleaving individual iterations across di erent processors can cause false sharing. This e ect can be avoided by increasing the granularity of the slices assigned to processors.
Optimizations that improve the performance of cache memories are likely to grow in importance as the latencies of cache misses increase. Of these optimizations, those that speci cally optimize the performance of large cache blocks, like the ones presented here, are particularly interesting, since large blocks can be useful in amortizing the cost of a long-latency memory access. More e ort should be devoted to optimizing the performance of large cache blocks. In this paper, we have shown data that suggests that researchers should focus on increasing the spatial locality of the data more than on reducing false sharing. Tables 8 and 9 classify the data references for 16-and 32-process streams respectively. 
A Decomposition of the Data Reference Stream
